Jump to content

We're sorry for technical difficulties latest site upgrade caused.

We have now resolved the issue. 

If you're still experiencing issues, please clear your cache by following instructions on this link.  
Shall the issue persist after this step, welcome report it. 

Sign in to follow this  

Formal Verification of Floating-Point Hardware Design A Mathematical Approach

Recommended Posts

Formal Verification of Floating-Point Hardware Design: A Mathematical Approach by David M. Russinoff
English | PDF,EPUB | 2018 (2019 Edition) | 388 Pages | ISBN : 3319955128 | 22.91 MB

English | PDF,EPUB | 2018 (2019 Edition) | 388 Pages | ISBN : 3319955128 | 22.91 MB
This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies.
The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit.
All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.
We Are Here For You And Without You And Your Support We Can't Continue
Thanks For Buying Premium From My Links For Support

Buy Premium From My Links To Get Resumable Support,Max Speed & Support Me
[b]Download (Uploadgig)[/b]
Download ( Rapidgator )
Download ( NitroFlare )

Share this post

Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

Elite7Hackers Netwok

Hack the imagination!

Support and inquiries

Open support ticket here or email us at [email protected]


Highlighted/recommended lights

  • Create New...

Important Information

By using this site, you agree to our Privacy Policy and Terms of Use.